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1. Introduction 
Schmitt triggers with standard CMOS logic circuits are described, first. Mathematical 
models for calculating basic parameters and their limits are presented. Most of the chapter is 
dedicated to different solutions for CMOS and BiCMOS Schmitt logic circuits in monolithic 
integrated circuits. Two types of inverters with entirely different topologies are described. 
Also, solutions for Schmitt triggers with voltage-controlled thresholds are described. Beside 
inverters, NAND and NOR Schmitt logic circuits are analyzed. Basic circuit is inverted 
Schmitt trigger with three pairs of CMOS transistors. Expansion of the number of inputs is 
reached in a similar way as in standard CMOS and BiCMOS logic circuits. It is shown that 
voltage transfer characteristics depend, beside voltage supply and parameters of transistors, 
on the number of logical circuits’ inputs. NAND and NOR Schmitt circuits, in which voltage 
hysteresis in transfer characteristic is generated only through one input, are also described. 
Analytic models and SPICE simulations are used for analysis of static and dynamic 
parameters and conditions for work stability and reliability. Areas of reliability, influence of 
technology and electrical parameters of transistors and their limits are analyzed. 
Concerning the field of application, in literature there are different solutions of Schmitt 
triggers (Zou et al, 2008, Al-Sarrawi, 2008, Katyal et al, 2008, Lo et al, 2010). In this chapter, 
solutions with fundamental applications in digital integrated circuits – Schmitt logic circuits 
are described. The author published most of these solutions (Dokic, 1983, Dokic 1984, Dokic 
1996, Dokic, 1988). Today, some of them (Dokic, 1984) are treated as conventional. 
The term regenerative is used because every change of state is followed by a regenerative 
process – positive feedback. Owning to that, transfer characteristic has shape of a hysteresis, 
like in Schmitt trigger. That is why the term Schmitt logic circuits is most commonly used. 
Unlike conventional logic circuits, where the output level is uniformly determined for the 
input voltage value, for Schmitt logic circuits, in certain extent, it is not uniformly 
determined. In fact, due to hysteresis, in the area of the input voltages between two logic 
thresholds, logic state at the output depends, beside the input voltage value, also on the 
previous state. Due to that Schmitt circuits can be used as filters for low frequency 
interferences. An example of this kind of application is given in Fig.1. 
Whenever the value of the input signal passes the value of the threshold voltage ்ܸ  of the 
standard logic circuit, a change of the logic state at the output appears. Therefore, the 
changes of the input voltage created by noise are transferred to the output as glitches. The 
change of the logic state at the output of the Schmitt logic circuit can appear only after the 
noise amplitude of which is greater than the voltage hysteresis.  
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Fig. 1. Transfer characteristic of Schmitt logic circuit (a) and outputs of standard and Schmitt 
circuit to an input with noise addition (b). 
Schmitt trigger is able to hold it’s logic state for all changes of the input voltage which are ்ܸ ௅ < ௜ܸ < ்ܸ ு, where ்ܸ ு and ்ܸ ௅ are the high and the low threshold of the Schmitt trigger. 
Fig.1 shows the ability of the Schmitt trigger to filter the noise, which, in this case, do not 
influence the output of the circuit. At the same time at the output of the standard circuit 
there are two pulse glitches which create system errors. 
The hysteresis within the transfer characteristic causes increase of the static noise immunity 
(Fig.1a). Thus: 
 ,NIL THV V  (1) 
 NIH DD TLV V V   (2) 
Comparing Schmitt triggers to the standard circuits, the increase of the static noise 
immunity appears if the threshold voltage ்ܸ  of the standard gate lies between the 
thresholds of the Schmitt circuit, i.e.: 
 TL T TH
V V V 
 
(3) 
The transfer characteristic, concerning the noise immunity, is optimum if the thresholds ்ܸ ு 
and ்ܸ ௅ are symmetric around ஽ܸ஽/ʹ. The larger the value of the voltage hysteresis becomes, 
the noise immunity increases further. The transfer characteristic of the CMOS Schmitt gates 
is almost perfectly symmetric around ஽ܸ஽/ʹ. 
There is another advantage of Schmitt circuits compared to the standard ones. Because of 
the positive feedback, the transfer characteristic is ideal, which means that values of noise 
margin and noise immunity are equal. Schmitt triggers are used to shape pulses or convert 
signals that change slowly into pulse signals with short rise and fall times, which is 
necessary where synchronizing circuits are used. These are the reasons to use Schmitt 
triggers so often, both as an independent integrated circuit and as a part of a MSI or VLSI 
circuit. In the second case, Schmitt trigger is almost always used as an input circuit. Also, 
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integrated circuits with mixed signals contain Schmitt triggers (Young, 2010, Chien, 2011, Li, 
2009, Hard & Voinigesku, 2009, Wang et al, 2008, Arrabi 2011).  
2. Schmitt trigger with logic circuits 
The basic Schmitt trigger consists of two CMOS inverters and two resistors (Fig.2). 
 
 
Fig. 2. Schmitt trigger (a) and it’s transfer characteristic (b). 
The high threshold ்ܸ ு and the low threshold ்ܸ ௅ are defined by the supply voltage ஽ܸ஽, 
ratio of the resistors ܴଵ/ܴଶ and the threshold voltage ்ܸ  of the inverter ܫଵ. Namely, 
  1 21 /TH TV V R R   (4) 
  1 2 1 21 / /TL T DDV V R R V R R    (5) 
and voltage hysteresis is given by: 
 1 2/H TH TL DDV V V V R R    (6) 
where ்ܸ  is given by: 
 
/
1 /
DD tp tn n p
T
n p
V V V k k
V
k k
    (7) 
௧ܸ௡ and ௧ܸ௣ are threshold voltages of nMOS and pMOS transistors, respectively, and the 
constants of transistors are given by: 
 /
2
n ox
n n n
ox
k W L
t
  , /
2
p ox
p p p
ox
k W L
t
   (8) 
where ߤ௡ and ߤ௣ are the mobility of the electrons and the holes, ߝ௢௫ is oxide dielectric 
constants, ݐ௢௫ the oxide thickness and ܹ and ܮ are width and length of the transistor’s 
channel.  
The fact that basic parameters depend on the ratio of the resistance ܴଵ/ܴଶ yields a wide 
choice of their absolute values. These values range from several tens of ݇Ω (ܴଵ + ܴଶ ب ܴை, 
where ܴை represents output resistance of the inverter ܫଶ), to several hundreds of ܯΩ. On the 
other hand, their ratio can vary within a broad range. Since it is always true: ுܸ < ஽ܸ஽, then ܴଵ < ܴଶ. The other limitations do not exist, it is possible for the ratio to be ܴଵ/ܴଶ ا ͳ. This 
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means that the voltage hysteresis can be regulated in a very wide range, from several tens of ܸ݉ to, approximately, ஽ܸ஽. 
 
 
Fig. 3. Schmitt trigger with one resistor (Dokic, 1983). 
 
 
Fig. 4. Characteristics ௢ܸᇱሺ ௜ܸሻ and ௢ܸሺ ௜ܸሻ for two values of ܴ. 
Another kind of Schmitt trigger which uses discrete CMOS logic circuits (Fig.3) contains 
three inverters and only one resistor (Dokic, 1983). The advantage of this circuit comparing 
to the previous one is that it has a CMOS input (very high input resistance). The 
disadvantage is that the range available for tuning voltage hysteresis is narrower. The 
resistor ܴ decreases the amplification of the input inverter in the transitional area and moves 
the characteristic ௢ܸᇱሺ ௜ܸሻ to the right if ௜ܸ increases, or to the left if ௜ܸ decreases (Fig.4a). 
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Because of this process, the transfer characteristic is the shape of the hysteresis. In Fig.4a 
transfer characteristic ௢ܸᇱ = ݂ሺ ௜ܸሻ is shown. With line-dot-line, in this same Fig., the transfer 
characteristic of the inverter ܫଵ without the resistor ܴ (in other words: ܴ → ∞) is presented.  
Let ௜ܸ increase from Ͳ to ஽ܸ஽. Before change of the logic state ( ௜ܸ < ்ܸ ு) the output of the 
circuit is ௢ܸ = ஽ܸ஽, thus ܴ and ܯ௣ are connected in parallel (Fig.5a). The slope of the function ௢ܸᇱ = ݂ሺ ௜ܸሻ in AB area is determined by the resistors connected in parallel, ܴ௣||ܴ, where ܴ௣ 
represents resistance of the drain-source of ܯ௣ within the linear area of the characteristic. 
Between the points B and C, where both ܯ௣ and ܯ௡ are saturated, slope depends only on ܴ. 
The change of the logic state appears when: 
 ' 2o TV V  (9) 
where ்ܸ ଶ is threshold voltage of the inverter ܫଶ. At this moment the change (fall) of the 
voltage ௢ܸ appears, which is, through the resistor ܴ, transferred to ௢ܸᇱ, thus decreasing ௢ܸᇱ 
even more. In this way positive feedback loop is created which leads to step change of ௢ܸᇱ 
(area between the points C and D), and thusly of ௢ܸ. 
In the beginning of the process of which the result is change of ௜ܸ from ஽ܸ஽ to 0, ܴ and the 
transistor ܯ௡ are connected in parallel (Fig.5b). The change of the logic state also appears if 
the condition (9) is fulfilled. 
 
 
Fig. 5. Equivalent scheme of the circuit for determining ்ܸ ு (a) and ்ܸ ௅ (b). 
2.1 Determining the high threshold voltage ࢂࢀࡴ 
The change of ௢ܸᇱ between the points A and C is determined from: 
 
'
DD o
Dn Dp
V V
I I
R
   (10) 
where ܫ஽௡ and ܫ஽௣ represent the drain currents of the transistors ܯ௡ and ܯ௣, respectively. 
During these calculations the working areas of the transistors need to be noted – these are 
clearly shown in Fig.4. Of special interest is the area BC in which both ܯ௡ and ܯ௣ are 
saturated, because that is where the logic state is changed in the circuit. In this area: 
     '22 DD on i tn p DD tp i V Vk V V k V V V
R
      (11) 
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which leads to: 
    22' no DD p i tn DD tp i
p
k
V V k R V V V V V
k
         
 (12) 
Practically, inverters are symmetric, or almost symmetric, circuits. That is why we, in further 
text, consider such a case: ݇௡ = ݇௣ and ௧ܸ௡ = ห ௧ܸ௣ห of all transistors. Then (12) can be written as: 
    ' 1 2 2o DD p DD tp p DD tp tn iV V k R V V k R V V V V         (13) 
and the condition of change of the output voltage becomes: 
 ' / 2o DDV V  (14) 
When ௢ܸᇱ = ஽ܸ஽/ʹ,	then ௜ܸ = ்ܸ ு, so, taking into account (13) and (14), the high voltage of the 
Schmitt trigger is given by: 
  2 4DD DDTH p DD tp tn
V V
V
k R V V V
     (15) 
2.2 Determining the low threshold voltage ࢂࢀࡸ 
Equivalent circuit used to determine ்ܸ ௅ is shown in Fig.5b. Then: 
 ' /Dp Dn oI I V R   (16) 
Between points F and G both transistors are saturated, so: 
    2 2 ' /p DD tp i n i tn ok V V V k V V V R      (17) 
Presuming that the transistors are symmetric, (17) leads to: 
   'o n DD tp i i tnV k R V V V V V     (18) 
Combining (14) and (18) and replacing ௜ܸ = ்ܸ ௅, low threshold voltage is given by: 
  2 4DD DDTL n DD tp tn
V V
V
k V V V R
     (19) 
Voltage hysteresis is: 
  2 DDH TH TL p DD tp tn
V
V V V
k V V V R
      (20) 
From the previous analysis, the following conclusions are derived: 
 the thresholds are symmetric relative to ஽ܸ஽/ʹ; 
 ்ܸ ு, ்ܸ ௅ and ுܸ are inversely proportional to ܴ. 
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The dependency of the thresholds ்ܸ ு and ்ܸ ௅ on ܴ and ஽ܸ஽ is shown in Fig.6. 
 
 
Fig. 6. The high and the low threshold voltages as functions of ܴ and ஽ܸ஽. 
The resistance ܴ should be within the range from several hundreds of Ω up to several ݇Ω. 
Sensivity of the threshold change decreases if ܴ increases. If ܴ > ͵݇Ω, this sensitivity is 
very low. 
 
 
Fig. 7. Schmitt trigger with transmission gate instead of the resistor (a) and the dependency 
of the high and low threshold voltages on the supply voltage (b). 
Instead of resistor ܴ the transmission gate can be used (Fig.7a). The control input of the 
transmission gate should be in the logic state which keeps it on all the time. In this case, TG 
acts as a resistor whose resistance depends on the type of TG and the supply voltage. In 
Fig.7b the dependency of threshold voltages on the supply voltage ஽ܸ஽ is shown, if the 
inverters are CD4069, and TG is CD4066 (full line) or CD4016 (broken line). The resistance of 
the TG CD4066 is lower, thus the voltage hysteresis of the Schmitt trigger is wider in this 
case, than when CD4016 is used. 
If NAND and NOR logic circuits are used instead of input inverters in Fig.3 and 7a the 
NAND and NOR Schmitt trigger are obtained. 
3. Schmitt trigger – inverter 
The basic circuit is the Schmitt trigger – inverter with three pairs of CMOS transistors 
(Fig.8). This solution has been initially proposed in (Dokic, 1984), which is the most 
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widely cited single-ended Schmitt trigger (Young, 2010). Transistors ܯ௡ and ܯ௣ form the 
standard CMOS inverter ܫ (Fig.8b). In wider part of the transfer characteristic transistors ܯ௡଴, ܯ௡ଵ and ܯ௣଴, ܯ௣ଵ are operating as the inverting nMOS and pMOS amplifier, 
respectively. 
 
 
 
Fig. 8. Inverting Schmitt trigger (a) and it’s equivalent (b). 
The inverter of nMOS type enlarges the value of input voltage at which ܯ௡ turns on, when 
input voltage increases, and the inverter of pMOS type decreases the value of input voltage 
at which ܯ௣ turns on, when input voltage decreases. Because of this process, the transfer 
characteristic has the shape of hysteresis. When output voltage ௢ܸ changes, nMOS and 
pMOS inverters have the function of source followers, and through them positive feedback 
loop is created. They also introduce hysteresis by feeding back the output voltage to points 1 
and 2. 
To describe the circuit, assume the threshold voltages of all nMOS and pMOS transistors are ௧ܸ௡ and ௧ܸ௣, respectively. Constants ݇ of the transistors ܯ௡଴ and ܯ௣଴ are ݇௡଴ and ݇௣଴, and 
constants ݇ of the other nMOS and pMOS transistors are ݇௡ and ݇௣, respectively. 
For ௜ܸ = Ͳ, ܯ௡, ܯ௡ଵ and ܯ௣଴ are off, and ܯ௣, ܯ௣ଵ and ܯ௡଴ are on. Output voltage is ஽ܸ஽. 
Voltage of point 1 is ଵܸ = ஽ܸ஽ − ௧ܸ௡଴, because ܯ௡ଶ is on and saturated (ܸீ ஽௡଴ = Ͳ). Because of 
this fact, the high threshold voltage of Schmitt trigger ்ܸ ு is greater than ்ܸ  of standard 
CMOS inverter (ܯ௡ is not on until ௜ܸ = ூܸே > ்ܸ ). Transistor ܯ௡ of standard inverter turns 
on at ௜ܸ = ௧ܸ௡. 
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Fig. 9. Equivalent circuits: (a) used to determine ்ܸ ு and (b) to determine ்ܸ ௅. 
Assume ௜ܸ increases from Ͳ up to ஽ܸ஽. Until the output state is changed, ܯ௣଴ is off (ܸீ ௌ = Ͳ). ܯ௣ and ܯ௣ଵ are connected in series and can be replaced with one transistor of which the 
constant is ݇௣௘ = ݇௣/ʹ (Dokic, 1988). For further analysis the equivalent circuit shown in 
Fig.9a is used. 
At ௜ܸ ൒ ௧ܸ௡ଵ, ܯ௡ଵ turns on, but ܯ௡ is off because ௜ܸ − ଵܸ < ௧ܸ௡. Now both ܯ௡ଵ and ܯ௡଴ are 
saturated, thus forming an inverting amplifier with a voltage gain of about ܣ௡ሺʹʹሻ. Namely, 
through equalization ܫ஽௡ଵ = ܫ஽௡଴ in saturation, we obtain: 
  1 0 1DD tn n i tnV V V A V V     (21) 
where: 
 1 1 1 1
0 0
/      and     
/
n n
n tn i tn
n n
W L
A V V V V
W L
     (22) 
Therefore, ଵܸ decreases as ௜ܸ increases (Fig.10a). There is no change of the output state until ܯ௡ is off. It turns on when ௜ܸ = ଵܸ + ௧ܸ௡, which is equivalent, in regard to (21), to: 
 
1
DD tn
IN tn
n
V V
V V
A
    (23) 
where ௧ܸ௡ = ௧ܸ௡ଵ = ௧ܸ௡଴. In further analysis we assume ݇௡ = ݇௡ଵ, ݇௣ = ݇௣ଵ and that the 
threshold voltages of pMOS transistors are also equal, i.e. ௧ܸ௣ = ௧ܸ௣ଵ = ௧ܸ௣଴. With standard 
CMOS inverter the output voltage begins to decrease at ௜ܸ = ௧ܸ௡, and with Schmitt trigger it 
does not until ௜ܸ = ூܸே. For ݇௡ଵ = ݇௡଴, ூܸே = Ͳ.ͷሺ ஽ܸ஽ + ௧ܸ௡ሻ. Thus, an approximate value of 
the high threshold voltage ்ܸ ு can be determined by replacing ௧ܸ௡ of eq. (7) with ூܸே. Out of 
this claim, we obtain ்ܸ ு ≈ Ͳ.͹ͷ ஽ܸ஽ − Ͳ.ʹͷ ௧ܸ௡, when all transistors are symmetric. More 
accurate value of ்ܸ ு is determined in a following way. 
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Fig. 10. Voltages in points of interest versus of input voltage. 
After ܯ௡ଵ is on, ௢ܸ starts to decrease slightly. This change, through the gate-source of ܯ௡଴, is 
transferred to point 1, which accelerates the process of turning ܯ௡ on. When the 
amplification of the feedback loop achieves the value of (−ͳ), positive feedback leads to step 
change of the output voltage. During this change, ܯ௣଴ is on, accelerating the process of 
turning ܯ௣ off. 
Transistors ܯ௣௘ and ܯ௡ (Fig.9a) are in saturation when positive feedback is achieved. Thus, 
the high threshold voltage ்ܸ ு can be determined by equalization of drain currents of ܯ௣௘ 
and ܯ௡ in saturation, i.e.: 
    221 1n i tn pe DD tp ik V V V k V V V      (24) 
where ଵܸis determined by (21). Replacing ௜ܸ = ்ܸ ு, we obtain: 
 
 
 
1
11 1
DD tp tn DD tn
TH tn
n
V V V B V V
V V
B A
        (25) 
where: 
 1 / 2 /n pe n pB k k k k   (26) 
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When ௜ܸ = ஽ܸ஽, transistors ܯ௣, ܯ௣ଵ and ܯ௡଴ are off, and ܯ௡, ܯ௡ଵ and ܯ௣଴ are on, so ௢ܸ = Ͳ. 
Then voltage of point 2 is ଶܸ = ห ௧ܸ௣଴ห, because ܯ௣଴ is on and saturated (ܸீ ஽௣ = Ͳ).  
Assume ௜ܸ decreases from ஽ܸ஽ down to Ͳ. All the time until the process of change of ଴ܸ from Ͳ up to ஽ܸ஽ starts, ܯ௡଴ is off, so the equivalent circuit for determining ்ܸ ௅ is shown in Fig.9b. 
At ௜ܸ = ஽ܸ஽ + ௧ܸ௣ଵ, ܯ௣ଵ turns on. Equalizing drain currents of transistors ܯ௣ଵ and ܯ௣଴ in 
saturation, we obtain that the voltage of point 2 increases linearly: 
  2 p DD tp i tpV A V V V V     (27) 
where: 
 
0 0
/
/
p p
p
p p
W L
A
W L
  (28) 
Transistor ܯ௣ turns on when ௜ܸ = ଶܸ + ௧ܸ௣, so, considering (27): 
 
1
DD tp
IP DD tp
p
V V
V V V
A
     (29) 
From (29), for ݇௣ = ݇௣଴, we obtain: ூܸ௉ = Ͳ.ͷ൫ ஽ܸ஽ + ௧ܸ௣൯ < Ͳ.ͷ ஽ܸ஽. 
Replacing ௧ܸ௣ in (7) with ூܸ௉ ( ூܸ௉ = − ௧ܸ௣), we obtain an approximate value of the low 
threshold voltage of the symmetric Schmitt trigger as follows: ்ܸ ௅ = Ͳ.ʹͷ ஽ܸ஽ − Ͳ.ͷ ௧ܸ௣. At ௜ܸ = ூܸ௉, ௢ܸ starts rising, and this change, through gate-source of ܯ௣଴, is transferred to point 
2 and accelerates the process of turning ܯ௣ଵ on. When |݀ ௢ܸ/݀ ௜ܸ| ൒ ͳ positive feedback loop 
is achieved, so the change of ௢ܸ is step. ܯ௣ and ܯ௡௘ are saturated, so: 
    22 2ne i tn p tp ik V V k V V V     (30) 
where ଶܸ is determined by (27). Replacing ௜ܸ = ்ܸ ௅, we obtain: 
 
 
21
p DD tp tn tn
TL tn
p
A V V V V
V V
B A
       (31) 
where: 
  2 / / 2ne p n pB k k k k   (32) 
When nMOS and pMOS transistors are symmetric, the thresholds ்ܸ ு and ்ܸ ௅ are also 
symmetric around ஽ܸ஽/ʹ, i.e. the transfer characteristic of the Schmitt trigger is optimum. 
Symmetry in this case is defined with these two conditions: 
 symmetric cascode transistors ܯ௡, ܯ௡ଵ and ܯ௣, ܯ௣ଵ; 
 symmetric transistors which create positive feedback ܯ௡଴ and ܯ௣଴. 
Therefore, the high ்ܸ ு and the low ்ܸ ௅ threshold voltages, besides supply voltage, depend 
on the ratio of geometry of cascode transistors and transistors which create positive 
feedback. This is shown in Fig.11. 
www.intechopen.com
 
Cutting Edge Research in New Technologies 40
Length of the channel is a constant of technology, and most of the transistors within a digital 
circuit have the same length of the channel. Knowing this, we have: 
 0 0/ , /n n n p p pA W W A W W   (33) 
Fig. 11. shows threshold voltages as functions of squared constants ܣ௡ and ܣ௣. Rising widths 
of channel ௡ܹ଴ and ௣ܹ଴ of transistors ܯ௡଴ and ܯ௣଴, the high threshold increases and the low 
threshold decreases.  
Voltage hysteresis ுܸ = ்ܸ ு − ்ܸ ௅ increases as constants ܣ௡ and ܣ௣ decrease (Fig.12). When 
constants ݇௡ and ݇௣ of all transistors are equal, voltage hysteresis is somewhat less than 
0.5 ஽ܸ஽. 
 
 
Fig. 11. ்ܸ ுand ்ܸ ௅ thresholds versus ܣ௡ଶ = ܣ௣ଶ  obtained by SPICE analysis. 
 
Fig. 12. Voltage hysteresis as function of ratio of transistor channels’ widths. 
Fig.13. shows the average propagation delay time, obtained by computer simulation using 
the program SPICE, as a function of the constants ܣ௡ = ܣ௣ and the capacitive load at ஽ܸ஽ = ͷܸ. For ܣ௡ = ܣ௣ > ͳ the propagation delay time almost does not depend on the ܯ௡଴ 
and ܯ௣଴ geometry. 
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Therefore, by controlling the hysteresis through change of ܣ௡ and ܣ௣ (Fig.12), the 
propagation delay time is nearly held constant. Thusly, the ratio ௡ܹ/ ௡ܹ଴ = ௣ܹ/ ௣ܹ଴ ≈ ͳ is 
optimum, when noise immunity and propagation delay time are concerned. 
Another, very important, characteristic of this Schmitt trigger is it’s absolute stability at a 
wide number of tolerances of transistor parameters. 
 
 
 
 
 
Fig. 13. Average propagation delay time as function of ratio of transistor channels’ widths 
and ܥ௢ at ஽ܸ஽ = ͷܸ. 
3.1 Schmitt trigger with four MOS transistors 
Schematics of these circuits are shown in Fig.14. and are completely the same as equivalent 
circuits used to analyze high (Fig.9a) and low (Fig.9b) threshold of Schmitt trigger from 
Fig.8. That is why, for example, ்ܸ ு of the circuit from Fig.14a is the same as with the 
standard Schmitt trigger – only ݇௣௘ = ݇௣/ʹ should be replaced with ݇௣ in ܤଵ (22). Change 
appears at the low threshold. Namely, while ௜ܸ decreases from ஽ܸ஽ to ்ܸ ௅, ܯ௡଴ is off. 
Transfer characteristic, ௢ܸ = ݂ሺ ௜ܸሻ, in that area is determined by CMOS inverter made by ܯ௣ 
and ܯ௡, ܯ௡ଵ, so the voltage of the low threshold is determined by (7), where ݇௡ is replaced 
with ݇௡/ʹ (ܯ௡ and ܯ௡ଵ are serially connected), i.e.: 
 
 
 
/ 2 /
1 / 2 /
DD tp tn n p
TL tn
n p
V V V k k
V V
k k
     (34) 
As it has already been said, area of transfer characteristic for which: ்ܸ ௅ < ௜ܸ < ஽ܸ஽, is 
completely the same as the characteristic of the standard inverter. During the process of 
state change, as transistor ܯ௡ enters saturation, transistor ܯ௡଴ turns on. Through ܯ௡଴ 
positive feedback loop is formed, thus further changed of ௢ܸ are step. 
Analogous explanation is given for the circuit shown in Fig.14c. Therefore, ்ܸ ு is obtained 
when ݇௣ is replaced with ݇௣/ʹ in (7) (because ܯ௣ and ܯ௣ଵ are serially connected), and ்ܸ ௅ is 
determined by (31), where ݇௡௘ = ݇௡/ʹ is replaced with ݇௡. 
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Fig. 14. Schmitt triggers with four transistors and their transfer characteristics. 
4. Non-inverting Schmitt trigger 
Latch circuit with inverters ܫଵ and ܫଶ, if applied to output of standard inverter ܫ (Fig.15), can, 
under certain conditions, work as Schmitt trigger (Bundalo & Dokic, 1985). As it will be 
shown, transistors of inverter ܫଵ must be smaller than transistors of the input inverter 
(smaller ܹ, same ܮ). 
 
 
Fig. 15. Logic (a) and expanded schematic of non-inverting Schmitt trigger (b). 
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Basic idea and characteristics are very similar to the Schmitt trigger in Fig.3. If the input is 
low, output voltage is: ௢ܸ = Ͳ. Transistor ܯ௡ଵ is off, and ܯ௣ଵ on and in linear area of the 
characteristic. Thus, equivalent circuit, while input voltage increases, is shown in Fig.16a. If ܯ௣ଵ is replaced by it’s drain-source resistance in linear area, then all equivalent circuits in 
Fig.s 16a and 5a are completely the same. 
While input is high, ௢ܸ = ஽ܸ஽, ܯ௣ଵ is off, and ܯ௡ଵ is on. Equivalent circuit (Fig.16b), during 
the process of input voltage decreasing, is similar to the circuit in Fig.5b, where ܯ௡ଵ, which 
is in linear area, stands instead of resistor ܴ.  
Transfer characteristics ௢ܸሺ ௜ܸሻ and ௢ܸଵሺ ௜ܸሻ are shown in Fig.17., broken line shows the 
characteristic of the standard inverter. 
Equivalent circuit for determining the high threshold is shown in Fig.16a. Assume that the 
input voltage increases from Ͳ up to ஽ܸ஽. For ௧ܸ௡ < ௜ܸ < ்ܸ ு, all three transistor circuits in 
Fig.16a are on, so that: 
 1Dn Dp DpI I I   (35) 
 
 
Fig. 16. Equivalent circuit for determi-ning the high (a) and the low (b) threshold voltage. 
In the beginning of the process ܯ௡ଵ and ܯ௣ଵ are in linear, and ܯ௡ is in saturation area. When ௢ܸଵ < ஽ܸ஽ − ห ௧ܸ௣ห, pMOS transistor of inverter ܫଶ starts to turn on, so the output voltage ௢ܸ 
increases (to the right from the point C in Fig.17b). This leads to increase of resistance of 
transistor ܯ௣ଵ and of the slope of the characteristic ௢ܸଵሺ ௜ܸሻ. Between input and output of 
latch circuit positive feedback loop is established. The process becomes regenerative and it 
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leads to step changes of ௢ܸଵ and ௢ܸ (point A in Fig.17a) when the amplification of the 
positive feedback loop is: 
 / 1o idV dV    (36) 
 
 
Fig. 17. Transfer characteristics of Schmitt trigger (Fig.15). 
Determining the exact value of the high threshold ்ܸ ு, according to (36), leads to equations 
of higher degree, making it impossible to find explicit solution for ்ܸ ு. Because of this 
approximate method will be used for this purpose. Namely, transistor ܯ௣ଵ is in linear area 
for all values of input voltage: Ͳ < ௜ܸ < ்ܸ ுଷ, so it can be replaced with a resistor of 
approximate resistance: 
  1 1 1
1
2
p
p DD tp
R
k V V
   (37) 
Then the equivalent circuit from Fig.16a is the same as the one in Fig.5a, so the high 
threshold is obtained by replacing ܴ in (12) with ܴ௣ଵ, which leads to: 
  1 12 2p DD tpDDTH DDp DD tp tn
k V VV
V V
k V V V
     (38) 
As long as the input is high, the output voltage is ௢ܸ = ஽ܸ஽, which means that ܯ௣ଵ is off and ܯ௡ଵ is on. The equivalent circuit, when the input voltage starts to decrease, is shown in 
Fig.16b. Positive feedback is established when ݀ ௢ܸ/݀ ௜ܸ = −ͳ (point B in Fig.17). Transistor ܯ௡ଵ is in linear area, and can, thus, be replaced with a resistor of approximate resistance: 
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  1 1 1
1
2
n
n DD tn
R
k V V
   (39) 
Voltage of the low threshold can be determined by replacing ܴ in (16) with ܴ௡ଵ, so: 
  1 12 2n DD tnDDTL DDn DD tp tn
k V VV
V V
k V V V
     (40) 
Transfer characteristic is optimum when inverters are symmetric, because ்ܸ ு and ்ܸ ௅ are 
symmetric around ஽ܸ஽/ʹ. Then voltage hysteresis is given by: 
 1
2
DD t
H DD
DD t
V Vk
V V
k V V
   (41) 
where: ݇ଵ = ݇௣ଵ = ݇௡ଵ, ݇ = ݇௣ = ݇௡ and ௧ܸ௡ = ௧ܸ௡ଵ = ห ௧ܸ௣ห = ห ௧ܸ௣ଵห = ௧ܸ. 
Therefore, basic parameters, ்ܸ ு, ்ܸ ௅ and ுܸ, besides supply voltage ஽ܸ஽ and threshold 
voltages of the transistors, depend on ratio of geometry of the transistors of feedback 
inverter ܫଵ and input inverter ܫ. Range in which ratio can be changed is limited. As it has 
already been said, changes of state at the output are caused by existence of points in 
characteristic ௢ܸሺ ௢ܸଵሻ with unit amplification, i.e. ݀ ௢ܸ/݀ ௜ܸ = ͳ. In the worst case, during static 
states, voltage ௢ܸଵ has to be, at ௜ܸ = ஽ܸ஽, less than, and at ௜ܸ = Ͳ greater than the threshold of 
inverter ܫଶ, i.e.: 
   2  / 2o DD T DDV V V V   and   20 / 2o T DDV V V   (42) 
The equations show that the changes are conditioned by ratio of geometry of transistors: ܯ௣ଵ and ܯ௡ (ܯ௣ and ܯ௡ଵ are off) in first ( ௜ܸ = ஽ܸ஽), and ܯ௣ and ܯ௡ଵ in second ( ௜ܸ = Ͳ) case. 
It can be shown that the Schmitt trigger in Fig.15 will operate reliably for all acceptable 
supply voltages, if: 
 1/ 2n pk k  and 1/ 2p nk k   (43) 
4.1 Schmitt triggers with five transistors 
The Schmitt trigger shown in Fig.15 has a hysteresis shaped characteristic if one of the 
transistors of the inverter ܫଵ is left out. Such simplified circuit is shown in Fig.18. The circuit 
in Fig.18a will be analyzed. While input voltage increases, this circuit is completely the same 
as the circuit shown in Fig.15, because during this process ܯ௡ଵ was off. Thus, the high 
threshold voltage is determined in (38).  
During negative change of ௜ܸ, ܯ௣ଵ is off. Since there is no feedback loop, a low threshold 
voltage is equal to the threshold voltage of input inverter ܫ. During the change of output 
from high down to low logic level, regenerative process is established. Namely, for ௢ܸ >஽ܸ஽ − ห ௧ܸ௣ห, ܯ௣ଵ is off and the shape of ௢ܸሺ ௜ܸሻ function is determined by cascode inverters ܫ 
and ܫଶ. At ௢ܸ = ஽ܸ஽ − ห ௧ܸ௣ห (point A in the transfer characteristics), ܯ௣ଵ turns on and 
establishes positive feedback loop, thus making change of ௢ܸ step. 
The whole analysis is analogically applicable for the circuit in Fig.18b, with the difference 
that the high threshold is equal to the threshold voltage of inverter ܫ, and the low threshold 
is determined by (40). 
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Fig. 18. Schmitt triggers with five transistors and their transfer characteristics. 
5. Schmitt trigger with voltage controlled thresholds 
All Schmitt circuits analyzed so far have fixed parameters (்ܸ ு, ்ܸ ௅ and ுܸ), at defined 
supply voltage. Often there is a need to control parameters of Schmitt trigger, depending on 
the field of application. Control of it’s parameters from outside of the circuit is demanded. 
Such possibility exists when the Schmitt trigger shown in Fig.19 is used. Here, in cascode 
connection with transistors ܯ௡ଵ and ܯ௣ଵ of the circuit shown in Fig.15, the transistors ܯ௡଴ 
and ܯ௣଴ are added. 
 
 
Fig. 19. Schmitt trigger with voltage controlled thresholds. 
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Fig. 20. Threshold voltages of Schmitt trigger in Fig. 19 as functions of common control 
voltage ௫ܸ 
Over the gates of transistors ܯ௡଴ and ܯ௣଴, control voltages ௫ܸ௡ and ௫ܸ௣ are supplied. These 
voltages are used to change equivalent resistance of ܯ௣଴ and ܯ௣ଵ towards ஽ܸ஽, and ܯ௡଴ and ܯ௡ଵ towards ground. While input voltage increases, this resistance is the resistance of 
transistors ܯ௣ଵ and ܯ௣଴ in linear area (ܯ௡ଵ is off, so influence of ܯ௡଴ is blocked). Since the 
resistance of ܯ௣଴ depends on voltage, thus total resistance towards ஽ܸ஽ is a function of ௫ܸ௣. 
Voltage ௫ܸ௡ is used to modulate the low threshold of Schmitt trigger by changing the 
resistance of ܯ௡଴. Controlling the thresholds is independent for each of them: ௫ܸ௣ influences 
only ்ܸ ு, and ௫ܸ௡ only ்ܸ ௅. 
When gates of ܯ௡଴ and ܯ௣଴ are short circuited, control voltage is common. It influences both ்ܸ ு and ்ܸ ௅ in the same amount. In this way voltage hysteresis remains constant (Fig.20). 
6. NAND and NOR circuit design 
Thus, the Schmitt trigger-inverter (Fig.1) consists of one conventional CMOS inverter (ܯ௡, ܯ௣), one nMOS inverter (ܯ௡ଵ, ܯ௡଴) and one pMOS inverter (ܯ௣ଵ, ܯ௣଴). The same principle is 
used for design of the NAND and NOR Schmitt circuits shown in Fig.21 (Dokic, 1996). In 
this case conventional CMOS, nMOS and pMOS NAND and NOR gates are used instead of 
the corresponding inverters. 
Since the transistors ܯ௡ଵᇱ , …, ܯ௡௠ᇱ  and the nMOS transistors of the conventional CMOS 
NAND gates are connected in series, the output of the circuit in Fig.21a will be low only 
when all inputs are high, i.e. ܼ̅ = ݔଵݔଶ…ݔ௠, so that ܼ = ݔଵݔଶ…ݔ௠തതതതതതതതതതതതത. Hence this is an m-input 
NAND gate. 
The output of the circuit in Fig.21b will be high only when all inputs are low (ܯ௣ଵᇱ , …, ܯ௣௠ᇱ  
and pMOS transistors of the conventional NOR gate are connected in series and must be 
conducting), i.e. ܼ = ̅ݔଵ̅ݔଶ… ̅ݔ௠ or ܼ = ݔଵ + ݔଶ +⋯+ ݔ௠തതതതതതതതതതതതതതതതതതതതതതത. Hence this is an m-input NOR gate. 
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Fig. 21. Principle schematics of m-input NAND and NOR Schmitt circuits (Dokic, 1996). 
The transistors ܯ௡଴ and ܯ௣଴ provide feedback to effect rapid change of the output voltage 
and the transfer characteristic has a shape of the hysteresis curve. Hence the circuits in Figs. 
21a and 21b are m-input NAND and NOR Schmitt circuits, respectively. 
6.1 NAND circuit analysis 
Parallel or series transistors can be replaced by one transistor such as the conventional 
NAND and NOR circuits (Dokic, 1982). In this way, NAND and NOR Schmitt circuits can 
be replaced by an equivalent Schmitt trigger-inverter (Fig.9) by dc analysis. It will be shown 
by analyzing an m-input NAND Schmitt circuit. 
Assume that n inputs are active (at ௜ܸ), where ͳ ൑ ݊ ൑ ݉, and that the other m-n inputs are 
at ஽ܸ஽. Let the input voltage ௜ܸ increase from zero to ஽ܸ஽. For Ͳ ൑ ௜ܸ ൑ ்ܸ ு the NAND 
circuits in Fig.21a can be replaced by the equivalent circuit in Fig.9a. ܯ௣଴ and m-n pMOS 
transistors at ௜ܸ = ஽ܸ஽ are off. Therefore, the equivalent pMOS transistor ܯ௣௘ consists of n 
pairs of pMOS transistors ܯ௣௜, ܯ௣௜ᇱ  with active inputs. Hence ܯ௣௘ constant ݇ is given by: 
 / 2pe pk nk  (44) 
Transistor ܯ௡ଵ (Fig.9a) needs to be replaced with one equivalent transistor which consists of 
series nMOS transistors of a conventional NAND gate. 
The equivalent constant ݇ of series transistors depends on the number of transistors and 
position of the first active input (Dokic, 1982). Consequently, for the case of n active inputs 
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the transistors ܯ௡ଵ, …, ܯ௡௠ and ܯ௡ଵᇱ , …, ܯ௡௠ᇱ  can be replaced by the equivalent transistors ܯ௡௘ and ܯ௡௘ଵ, respectively, whose constants ݇ are given by: 
 1
1
n
ne ne
k
k k
m p
     (45) 
where p marks the position of the first active input (for example, if ݌ = ͵, the inputs of the 
transistors ܯ௡ଵ, ܯ௡ଵᇱ  and ܯ௡ଶ, ܯ௡ଶᇱ  are at ஽ܸ஽, and ܯ௡ଷ, ܯ௡ଷᇱ  are at ௜ܸ). Now, eq.(22) and (26) 
become, respectively: 
   1/21 0/ 1ne ne n nA k k A m p      (46) 
   1/21 1/ 1e ne peB k k B n m p        (47) 
where ܣ௡ and ܤଵ are given by eqs. (22) and (26), respectively. 
From eq. (25), replacing ܣ௡ by ܣ௡௘ and ܤଵ by ܤଵ௘ we obtain the high threshold voltage of the 
m-inputs NAND Schmitt circuit: 
 
   
   
1/2 1/2
1
1/2 1/2
1
1 1
1 1 1 1
DD tp DD n tn
TH
n
V V B n m p V A m p V
V
B n m p A m p
 
 
                        
 (48) 
To calculate ்ܸ ௅ the circuit in Fig.21a can be replaced by an equivalent one shown in Fig.9b. 
Namely, ܯ௡ଶ is off. ܯ௡ଵ, …, ܯ௡௠, ܯ௡ଵᇱ , …, ܯ௡௠ᇱ  are on and can be replaced by an equivalent 
one ܯ௡௘ with the constant ݇: 
  / 2ne nk k m  (49) ܯ௣ଶ is on. ܯ௣௜ and ܯ௣ଵ௜ (݅ = ͳ,… , ݊) with active input can be replaced by equivalent 
transistors ܯ௣௘ and ܯ௣௘ଵ, respectively, with the constants ݇: 
 1pe pe pk k nk   (50) 
The ݇ ratios of ܯ௣௘ଵ to ܯ௣଴ and ܯ௡௘ to ܯ௣௘ଵ, respectively, are given by: 
 1/21 2/pe pe p pA k k A n   (51) 
   1/22 1 2/e ne peB k k B mn    (52) 
From eq. (36), replacing ܣ௣ by ܣ௣௘ and ܤଶ by ܤଶ௘, we obtain the low threshold voltage of the 
m-inputs NAND Schmitt circuits: 
 
   
 
1/21/2
2
1/21/2
21
p DD tp tn
TL
p
A n V V B mn V
V
A n B mn


     (53) 
where ܣ௣ and ܤଶ are given by eqs. (27) and (32), respectively. 
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The threshold voltages ்ܸ ு and ்ܸ ௅ depend on supply voltage ஽ܸ஽, the ratio of the constants ݇௡/݇௣, ݇௡/݇௡଴, i.e. ݇௣/݇௣଴, number of inputs m, and number of active inputs n. Besides, ்ܸ ு 
depends on the position of the first active input p. 
In Fig.22 two-input Schmitt NAND gate and it’s transfer characteristics at ஽ܸ஽ = ͷܸ, for ݇௡௜ = ݇௡ = ʹ݇௣௜ = ʹ݇௣, ݅ = Ͳ,… ,Ͷ and ௧ܸ௡ = − ௧ܸ௣ = ͳܸ, are shown. The high threshold 
depends on the number and the combination of active inputs, and the low only on the 
number of active inputs. The voltage thresholds, as function of channel widths ratio of 
cascode transistors and of transistors ܯ௡଴ and ܯ௣଴ in the circuit of positive feedback loop, 
are shown in Fig.23. 
 
(a) (b) 
Fig. 22. Two-input NAND Schmitt trigger (a) and it’s transfer characteristic (b) at ஽ܸ஽ = ͷܸ. 
6.2 NOR circuit 
As the NOR circuit is obtained from the NAND one through the interchange of the p-
channel and n-channel transistors and a power supply polarity change, the previous 
analysis can be applied analogously to this circuit. In this way we obtain: 
 
   
   
1/2 1/2
1
1/2 1/2
11 1
DD tp DD n tn
TH
n
V V B mn V A n V
V
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      (54) 
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 (55) 
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Therefore, the threshold voltages depend on exactly the same parameters as the thresholds 
of the NAND circuit except that in the NOR circuit, ்ܸ ு does not depend on the position of 
the first active input p. 
 
 
Fig. 23. SPICE values of ்ܸ ு and ்ܸ ௅ for two-input NAND circuit versus ௡ܹ/ ௡ܹ଴ = ௣ܹ/ ௣ܹ଴ 
for various numbers and combinations of active inputs at ஽ܸ஽ = ͷܸ and for optimum 
geometry ratio of nMOS and pMOS transistors, that is at ݇௡/݇௣ = ʹ. 
7. CMOS gates with regenerative action at one of inputs 
In many applications when NAND and NOR gates are used in an MSI or LSI circuit there is 
a Schmitt trigger at the external input only. So, for example, a Schmitt trigger action in the 
clock input of counter provides pulse shaping that allows unlimited clock input pulse rise 
and fall times. These circuits are made by a conventional NAND or NOR gate and Schmitt 
trigger on their external input. CMOS NAND or NOR gate and Schmitt trigger action at one 
input (Fig.24) is a better solution. The Schmitt trigger is an integral part of the gate. The 
advantages of these circuits, compared with the conventional ones, are: smaller number of 
transistors, smaller area of the chip and higher switching speed. 
7.1 Principle schemes 
Fig.24 illustrates the principle schemes of the two input NAND and NOR logic circuits with 
hysteresis when the input ݔଵ is active. When the input ݔଶ is active only, the transfer 
characteristic is without hysteresis. These circuits consist of the Schmitt trigger on Fig.8 and 
one pair of CMOS transistors (ܯ௡ and ܯ௣). Multiple inputs are made in a conventional way 
(by adding one pair of CMOS transistors to each input). 
Consider the NAND circuit in Fig.24a. When the input ݔଵ only is active, and ݔଶ = ͳ, the 
transistor ܯ௣ is off, and ܯ௡ is on. Then the transfer characteristic is determined by the 
Schmitt trigger. If the input ݔଶ only is active the Schmitt trigger does not operate, so that the 
transfer characteristic will be the same as that of the CMOS inverter made by the transistors ܯ௡ and ܯ௣. 
The NOR gate will be described more fully. 
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Fig. 24. Two input NAND (a) and NOR (b) gates with the regenerative action only at the 
input ݔଵ (Dokic, 1988). 
7.2 NOR gate 
Fig.25 shows the two-input NOR gate with the regenerative action at the input ݔଵ only. The 
transistors ܯ௡௜ and ܯ௣௜ (݅ = Ͳ,ͳ,ʹ) make the Schmitt trigger circuit (Fig.8). 
 
 
Fig. 25. Scheme of the NOR gate (a) and voltage transfer characteristic (b). 
When the input ݔଶ is active and ݔଵ = Ͳ the transistors ܯ௣ଵ and ܯ௣ଶ are on, and ܯ௡ଵ, ܯ௡ଶ and ܯ௣଴ are off. Hence there is no feedback between the output and the input, the transfer 
characteristic is without hysteresis (see Fig.25a – broken line) and it is exactly the same as for 
the conventional two-input gate with the active input. 
When the input ݔଵ is active and ݔଶ = Ͳ the transistor ܯ௣ is on, and ܯ௡ is off. Then the circuit 
in Fig.25 acts as the Schmitt trigger. Namely, the transistors ܯ௣ and ܯ௣ଶ can be replaced by 
an equivalent with constant ݇௣௘ = ݇௣/ʹ, so that the Schmitt trigger on Fig.8 is obtained. 
8. BiCMOS Schmitt circuits 
Non-inverting BiCMOS Schmitt trigger is shown in Fig.26 (Dokic, 1995). It consists of CMOS 
Schmitt trigger at the input (Fig.15) and a BinMOS output with the transistors ଵܶ, ଶܶ, ܯ௡ଷ 
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and ܯ௡ସ. Basic static parameters are completely the same as for an analogous CMOS circuit 
in Fig.15. The output is a standard BiCMOS with the logic amplitude of ߂ ௢ܸ = ஽ܸ஽ − ʹ ஻ܸா. 
The transistor ܯ௡ଶ, at same time, is used to bleed the base charge of ଵܶ. 
 
 
Fig. 26. Non-inverting BiCMOS Schmitt trigger. 
Inverting Schmitt trigger is shown in Fig.27. This circuit is very similar to the one shown in 
Fig.8. Transistors ܯ௡ଷ and ܯ௡ଶ are MOS bleeding elements. Even the principle of function-
ing is very similar. Beside increase of speed, bipolar transistor brings certain specifics into 
static parameters. This increases the amplification with the positive feedback loop, thus 
leading to a faster change of logic state. Because of this the values of threshold voltages 
differ from those of the circuit in Fig.8. Practically, as soon as ܯ௡ starts conducting at 
positive, or ܯ௣ at negative change of the input voltage, regenerative process is established 
very fast. 
8.1 Short analysis 
At ௜ܸ = Ͳ, transistors ܯ௡, ܯ௡ଵ, ܯ௡ଷ, ܯ௣଴ and ଶܶ are off, and ܯ௣, ܯ௣ଵ and ଵܶ are conducting. 
The output voltage is: ௢ܸ = ஽ܸ஽ − ஻ܸா. Transistors ܯ௡଴ and ܯ௡ଶ are on, because of ଷܸ = ஽ܸ஽. 
Hence, the voltage in point 1 is high and equals: ଵܸ = ஽ܸ஽ − ௧ܸ௡଴, which postpones the 
process of turning on the transistor ܯ௡ in regard to ܯ௡ଵ. During the increase of the input 
voltage from zero to ஽ܸ஽, transistor ܯ௡ଵ is turned on first. Since both ܯ௡ଵ and ܯ௡଴ are 
saturated, by equaling their currents, we obtain that voltage ଵܸ is decreasing, i.e.: 
  1 0 1 0/DD tn n n i tn BEV V V W W V V V      (56) 
where ௡ܹଵ and ௡ܹ଴ represent channel widths of transistors ܯ௡ଵ and ܯ௡଴. We assume that 
the channel lengths are equal. ܯ௡ turns on when: 
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 1gs i tnV V V V    (57) 
Afterwards, ܯ௡ଷ turns on, which, very quickly, leads to establishment of the regenerative 
process and change of states at the output. Practically, this means that the high threshold is 
approximately equal to the input voltage at which the condition (57) is fulfilled. Hence, 
based on (56) and (57), we obtain: 
 
 1 0
1 0
/
1 /
DD n n tn BE
TH
n n
V W W V V
V
W W
    (58) 
where the thresholds of all nMOS transistors are equal to ௧ܸ௡. 
 
 
Fig. 27. Inverting BiCMOS Schmitt trigger. 
 
 
Fig. 28. Static transfer characteristic of inverting Schmitt trigger. 
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When ௜ܸ = ஽ܸ஽, transistors ܯ௡, ܯ௡ଵ, ܯ௡ଷ, ܯ௣଴ and ଶܶ are on, and ܯ௣, ܯ௣ଵ, ܯ௡଴ and ଵܶ are off. 
Transistor ܯ௡ଷ short-circuits base and emitter of ଵܶ. During the decrease of the input 
voltage, transistor ܯ௣ଵ turns on first. Afterwards, voltage in point 2 increases. Since ܯ௣ଵ and ܯ௣଴ are saturated: 
  2 2 0 1 0 1/BE tp p p DD tp iV V V W W V V V      (59) 
Transistor ܯ௣ turns on at: 
 2i tpV V V   (60) 
After ܯ௣ turns on, the output voltage increases, and a positive feedback loop is established 
very quickly. Hence ௜ܸ in (60) is approximately equal to the low threshold voltage. Based on 
(59) and (60), we obtain: 
 
 1 0
1 0
/
1 /
p p DD tn BE
TL
p p
W W V V V
V
W W
    (61) 
Transfer characteristic (Fig.28) is obtained by SPICE analysis at following conditions: supply 
voltage ஽ܸ஽ = ͵ܸ, Ͳ.ͺߤ݉ BiCMOS process with minimum channel lengths of all transistors 
(ܮ = Ͳ.ͺߤ݉), transistor threshold voltages ௧ܸ௡ = | ௧ܸ௡| = Ͳ.ͺͷܸ, channel widths ௡ܹଵ = ௡ܹଶ =௡ܹଷ = ௡ܹସ = ͺߤ݉, ௣ܹଵ = ௣ܹଶ = ʹͶߤ݉, ௡ܹ଴ = ʹߤ݉ and ௣ܹ଴ = ͸ߤ݉. 
 
 
Fig. 29. Low voltage BiCMOS Schmitt trigger. 
Calculated values of threshold voltages, by the given parameters including ஻ܸா = Ͳ.͹ܸ, are ்ܸ ு = ʹ.Ͳ͵ܸ and ்ܸ ௅ = ͳ.͸͹ܸ. Values obtained by simulation are ்ܸ ு = ʹ.ͳʹܸ and ்ܸ ௅ =ͳ.͸ͺܸ. Errors are very small. These will increase at higher values of supply voltage. 
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Limitation of application of the circuit in Fig.27 at lower supply voltages is it’s decrea-sed 
logic amplitude of the output voltage ߂ ௢ܸ = ஽ܸ஽ − ʹ ஻ܸா. The low voltage Schmitt trigger is 
shown in Fig.29. Transistors ܯ௡ସ and ܯ௣ଶ through the inverter ܫ hold output voltages at ௢ܸ = ஽ܸ஽ and ௢ܸ = Ͳ.  
Transistor ܯ௣ସ delivers another improvement. It removes deformation from the transfer 
characteristic of the standard circuit before the change from high to low level (Fig.28). This 
deformation is a consequence of the knee-effect of characteristic of bipolar transistor ଵܶ. In 
Fig.30 SPICE analysis of the output of the low voltage Schmitt trigger designed in Ͳ.ͺߤ݉ 
BiCMOS process for equal constants ݇௡ and ݇௣ of all nMOS and pMOS transistors is shown. 
 
 
Fig. 30. The output of the low voltage Schmitt trigger to a triangular input at ஽ܸ஽ = ʹ.ͷܸ. 
9. Conclusion 
Schmitt logic circuits are produced as independent integrated circuits as well as input 
circuits of standard MSI/VLSI and ASIC integrated circuits. The author expects that the 
overview of CMOS and BiCMOS Schmitt triggers will be useful to both engineers who 
design digital integrated circuits and to those who design digital systems with integrated 
circuits. 
Common characteristics of the described solutions are: 
 threshold voltages ்ܸ ு and ்ܸ ௅ are almost symmetric around voltage ஽ܸ஽/ʹ, so the 
transfer characteristics are optimum, concerning noise immunity; 
 basic parameters (்ܸ ு, ்ܸ ௅ and ுܸ) do not depend on technology. 
Overall, the Schmitt inverter (section 3) yields the best characteristic. Its operating stability 
does not depend on transistor geometries ratio, nor on tolerance of technology. Symmetry of 
all transistors is optimum, concerning noise immunity and propagation time. While in 
standard circuits every input is joined by one pair, in Schmitt logic circuits every input is 
joined by two pairs of CMOS transistors. Taking into account that one pair closes positive 
feedback loop, it follows that m-input NAND and NOR Schmitt circuits are comprised of 
2m+1 pairs of CMOS transistors. Transfer characteristic of NAND and NOR Schmitt circuits 
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depend on, like those of the standard ones, the number of inputs, number of active inputs 
and the position of the first active input. 
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